Abstract: Turbo codes are introduced in 3rd generation wireless cellular standards for their superior coding gain. The MIPS requirements of turbo codes are however extremely high. This paper describes the implementation of a turbo-decoding algorithm on the TMS320C55x processor. The coding performance is evaluated with fixed-point arithmetic. A method to optimize the memory is also introduced to address the large data storage problem. The effect of finite word lengths is carefully examined to reduce the state metric normalization time and to achieve at the same time an acceptable bit error rate (BER). The coding gain of 5.8 dB for a BER of in 6
I. INTRODUCTION
Turbo codes are introduced in 3rd generation wireless cellular standards for their superior coding gain. The MIPS requirements of turbo codes are however extremely high. Therefore, its practical feasibility must be evaluated for the available technology. Unlike other previous DSP generations, the primary hardware resource of the fixed-point DSP C55x CPU consists of several application-specific instructions, which offers both high code density for control tasks and eficient execution for turbo decoding algorithm. For example, the index search (Max-diQ is twice as fast as the search instruction in the C54x. The p o w e h l indirect addressing modes will accelerate the Viterbi butterfly through the entire decoding process.
Turbo codes have been implemented on the DSP-based, C6x [ l ] and on an ASIC 121. Both implementations are designed for deep space applications. In that case the BER is the most important design issue and the complexity is less important design issue. In this implementation, we focus on the trade-off between complexity and BER performance. The intended is in next generation wireless standard. This paper describes a turbo code implementation on the Texas Instruments TMS320C55x. First, we describe the turbo code algorithm, that is being proposed for the CDMA 2000 system in section 11. Next, in section 111, we describe the implementation on the C55x. Important implementation issues are discussed such as reducing the state metric normalization, and maximizing the data throughput rate. In section IV, the performance is evaluated. Finally, in section V, the conclusions and future work are given.
DECODING ALGORITHM
For a practical implementation, the continuous flow of information is split into frames. The advantage of using a block code is that the memory requirements of the Maximum A Posteriori (MAP) decoding can be reduced significantly. Also, the decoding delay is now set by the length of the block and does not depend on the transmission rate. The terminated turbo encoder scheme (Fig. 1) is being proposed in the CDMA 2000 system [3] . The switches inside the encoder scheme are used to erase the register contents between every frame length transmission. The interleaver has the same size of the frame and is designed as a pair of row-column registers, which are used alternatively for the reading and writing operations. The turbo decoder is made up of two MAP decoding modules that cooperate in an iterative scheme (Fig. 2) . The soft extrinsic output of one MAP module feeds into the other MAP module. This algorithm refines the estimate of the information The transmission system used in our simulations consists of a random frame generator, a turbo encoder, BPSK modulators, AWGN channels, and a turbo decoder as shown on Fig. 3 . Each received symbol is given by a Gaussian distribution with mean f l and variance oz. The log likelihood ratios (LLR) of the received symbols {A(x), A(pl), A(pz)} are computed by multiplying the received signals with a factor 2Alo2. The scaling factor A is introduced to avoid overflow. The a metrics are started in known initial states at the beginning of each window and are computed using the forward recursion.
Where { S I , sz} are the states at trellis stage k that merge into state s at trellis stage k+l in the forward path. Similarly the p metrics are started in known initial states at the end of each window and are computed using the backward recursion.
Where {tl, t2) are the states at trellis stage k that merge into state t at trellis stage k-1 in the backward path. The branch metric T(s, s') is given in (3), with pi refers to either pi or p2.
Aiit is called the intrinsic information which is used as a priori information by the next decoder. It has the value of the extrinsic information AY' after interleaving or de-interleaving according to the diagram in Fig. 2 . AYf is determined by the following equations. A fixed point C program has been written and evaluated for several different formats (X.Y) of 8bits received sample representation, where X and Y are the integer and fractional bits respectively. The best result for Max-Log-MAP algorithm (Fig. 4) is achieved for 4 bits of integer and 3 bits of fractional.
TMS320C55X IMPLEMENTATION
The C55x is a programmable fixed point DSP with a variable length instruction set and parallel execution of instructions. While the variable length instruction offers a high code density for control tasks, the parallel execution offers an efficient execution for many DSP applications. With twice the functional units (MACS, ALUS, and Accumulators) in the C55x core compared to the C54x core, the data computational unit (DU) supports crucial parallel instructions that increase cycle efficiency. The additional buses and address generators enable multiple operand operations and reduce memory bottlenecks.
This section focuses on optimizing the working memory through the SW technique. Fortunately, careful storage and memory reuse allows for high throughput with limited memory resources. A circular buffer implementation is the main key to minimize the pointer manipulation problem in the metric update with zero overhead hardware. In the metric update section, using parallel instructions and avoiding pipeline stalls are also investigated to speed up the program. 
A. Memory Organization
All memory resources are organized around a unified program and data space of 16 Mbytes. The program memory space is linear byte-addressable. The data memory space is a 8Mword word-addressable, which is segmented into 128 main data pages of 64Kwords. The eight address registers (ARO-7) and four data registers (DRO-4) are used to indirectly access to one of the main data pages. The memory resources that were used in the decoder implementation have been divided into regions that characterize the size and speed of the memory. The fastest memory region MMR is used to store the actual DSP executable code. The DARAM and SARAM regions are used to store the stacks, the local variables and any variables that require high performance memory. The slowest external memory region is used for post-processing memory access. 
B. Metric Update
The computational complexity of a turbo decoder is dominated by the MAP module implementation. Since all of the states must be updated at each trellis stage, most of the decoding time is spent on the metric update. Therefore, much effort has gone into minimizing the metric update calculation time. The metric update process involves the four steps of computing r, a, f3, and A'"'. The 0-7803-6488-0/00/$10.00 0 2000 IEEE extremely useful instruction from the C55x processor is "max-diff ', which is well suited for either Log-MAP or Max-Log-MAP algorithms. This complex instruction executes several operations in parallel and hence it will speed up the program and reduce the code size. Also, the pre-modified indirect addressing mode will help us to compute the forward and backward recursions fast. Table 111 . Branch metrics
The scaling factor A is used to scale the r-metrics, to avoid overflow in the forward recursion. Two address registers ARO, and ARl are used to access to A(xk), and A(pk), respectively. Using the dual addhubtract instruction and the explicit parallelism technique, the r-metrics are computed in just 1 cycle. The dual addhbtract instruction performs the complementary calculation, storing subtraction results in the lower accumulator and addition results in the upper accumulator. The indirect addressing mode will help us to load the results back to the r-buffer.
Backward recursion
The prolog p metrics are used to initialize the backward recursion in each window.
The process is performed on the butterfly as shown in Fig. 5 over an interval of a prolog length, P. The process starts when all states, except state 0, are set to the same initial metric value. In this implementation, the state 0 is set to value of 0, while all other states are set to the minimum possible values (OX~OOO), providing room for growth as the metrics are updated. Except for the last window, the pprologs are performed on the terminated trellis.
Due to the symmetry of the RSC code, two starting and ending states are paired in a butterfly structure including all branches between them (Fig. 5) The prolog p metric storage requires two buffers, each with a size equal to the number of states (8 words). At the end of the metric update, these buffers are swapped so that the recently updated metrics become the old metrics for the next stage. In order to minimize pointer manipulation, these buffers are usually configured as a single circular buffer as shown in Fig. 6 . The old metrics are accessed in consecutive order, requiring only one pointer ARO. The new metrics are updated in the order {Po, p4, p 2 , p6, PI, ps, 0 3 , p 7 } , requiring two pointers AR1, AR2 for addressing. Address register AR3 is used to access to the r buffer. The p computation routine is the same as the prolog p routine. However, the linear buffer is used to store every update metric. The read pointer ARO is used to access to the previous array memory in the consecutive order, while two write pointers (AR1, AR2) are used to store the update metrics to the next memory array. These write pointers are swapped once during the updating process of each stage.
Forward recursion
Unlike the initialization process in the backward recursion, the last a-metrics of the recent window can be used as the initial values to start in the next window.
These values are normalized to prevent buffer overflow. Normalization is done only once for each window, except the first window: the state 0 is set to value of 0, while all other states are set to the minimum possible values (0x8000). At the final node of the forward recursion, the maximum possible value (Ox7fff) is subtracted from each of them. The a-metrics are also performed on the same butterfly as show in Fig 5. After normalization process, eight a-metrics are calculated for every trellis stage and immediately consumed to produce the extrinsic information Aext. Two circular buffers are sufficient to perform the forward recursion. At the end of the a-metrics update, these buffers are interchanged so that the recently updated metrics become the old metrics for the next trellis stage. The index metrics in the a-buffer is similar as shown in P-buffer. Except two address registers ARO, AR1 are alternately used to update the old metrics. The address register AR2 is used to store the new metrics and is incremented by 1.
Extrinsic information
The extrinsic computation performs the composition of three sets of quantities (r, a, p) needed by the Max-Log-MAP algorithm. The algorithm takes all branches into its calculation, but splits them into two best branches that are associated with input bits 0 and 1. The extrinsic information is determined from the difference of these branches. Fig. 7 presents the circuit tree of searching for the extrinsic information bit where its Max* module is used to select the survivor path. 
IV. CPU PERFORMANCES

V. CONCLUSION
In this paper, a successful SW technique is introduced in the Log-MAP decoding algorithm. The methodology has resulted in a significant decrease in memory and decoding delay. That helps to break down the complexity issue of turbo decoder implementation in hardware. One single normalization step is sufficient in each window. Through the MAP module implementation, we show that the turbo decoder for a long bit stream can be implemented just using the DSP C55x alone. The memory model should be selected in order to divide the memory up into regions that characterize the size and speed of the memory. Future work consists of optimizing the C55x assembly code for both MAX* and Log-MAP algorithms.
